



*POSTAL SECURITY DEVICE*

**NON-PROPRIETARY SECURITY POLICY**

Version 12.0

This document may be reproduced or transmitted only in its entirety without revision.

## Contents

<b>Contents</b> .....	<b>1</b>
<b>Figures</b> .....	<b>1</b>
<b>1 INTRODUCTION</b> .....	<b>2</b>
<b>2 CRYPTOGRAPHIC MODULE SPECIFICATION</b> .....	<b>2</b>
<b>3 SENSITIVE SECURITY PARAMETERS MANAGEMENT</b> .....	<b>7</b>
<b>4 PORTS AND INTERFACES</b> .....	<b>10</b>
<b>5 ROLES, SERVICES AND AUTHENTICATION</b> .....	<b>11</b>
<b>6 OPERATIONAL ENVIRONMENT</b> .....	<b>12</b>
<b>7 PHYSICAL SECURITY</b> .....	<b>12</b>
<b>8 SELF-TESTS</b> .....	<b>13</b>
<b>9 DESIGN ASSURANCE</b> .....	<b>14</b>
<b>10 MITIGATION OF OTHER ATTACKS</b> .....	<b>14</b>
<b>11 APPENDIX A - Glossary</b> .....	<b>15</b>
<b>12 APPENDIX B – List of Changes</b> .....	<b>15</b>

## Figures

Figure 1 – Neopost Postal Security Device .....	2
Figure 2 – PSD Configuration .....	3
Figure 3 – PSD Firmware Version .....	3
Figure 4 – FIPS 140-2 Security Level .....	4
Figure 5 – FIPS Approved Algorithms Details and Use .....	6
Figure 6 – FIPS Allowed Security Functions .....	6
Figure 7 – Non-Approved Security Functions .....	6
Figure 8 – Critical Security Parameters .....	8
Figure 9 – TLS v1.0 Handshake Protocol Critical Security Parameters (independent of country configuration) .....	8
Figure 10 – TLS v1.0 Record Protocol Critical Security Parameters (independent of country configuration) .....	8
Figure 11 – Public Security Parameters .....	9
Figure 12 – Interface .....	10
Figure 13 – Roles, Services, Operators .....	11

## 1 INTRODUCTION

This document forms a Cryptographic Module Security Policy for Neopost Postal Security Device under the terms of the FIPS 140-2 validation. This document contains a statement of the security rules under which the PSD operates.

## 2 CRYPTOGRAPHIC MODULE SPECIFICATION

### 2.1 PSD Overview

The Neopost Postal Security Device (PSD) is a cryptographic module embedded within the postal franking machines. The PSD performs all franking machine's cryptographic and postal security functions and protect the Critical Security Parameters (CSPs) and Postal Relevant Data from unauthorized access.

The PSD (Figure 1) is a multi-chip embedded cryptographic module enclosed within a hard, opaque, plastic enclosure encapsulating the epoxy potted module which is wrapped in a tamper detection envelope with a tamper response mechanism. This enclosure constitutes the cryptographic module's physical boundary. The PSD was designed to securely operate when voltage supplied to the module is between +5V and +17V and the environmental temperature is between -30°C and 84°C.



Figure 1 – Neopost Postal Security Device

## 2.2 PSD Configuration

PSD (Cryptographic Module)			Description			
Hardware P/N			A0014227-B and A0014227-C			
Firmware Version			a22.17.01, a22.17.02	a23.08.01, a23.08.03	a28.02.01, a28.02.04	a28.05, a28.08
NIST Approved Security Functions	AES (Cert. #2565)	Version A0018322A	YES	YES	YES	YES
	CMAC (Cert. #2566)	Version A0018326A	YES	YES	YES	YES
	ECDSA <sup>1</sup> (Cert. #441)	Version A0018325A	YES	YES	YES	YES
	HMAC (Cert. #1583)	Version A0018327A	NO	NO	NO	YES
	HMAC (Cert. # 1603)	Version A0019557	YES	YES	YES	NO
	CVL (Cert. #92)	Version A0018320A	YES	YES	YES	YES
	RNG (Cert. #1217)	Version A0018328A	YES	YES	YES	YES
	RSA <sup>2</sup> (Cert. #1314)	Version A0018321A	YES	YES	YES	YES
	SHS <sup>3</sup> (Cert. #2162)	Version A0018324A	YES	YES	YES	YES

Figure 2 – PSD Configuration

Country (Postal Authority)/Specification	Firmware Version
USPS/ IBI_Lite	a23.08.01, a23.08.03
USPS/ IMI_2013	a28.02.01, a28.02.04
UK Royal Mail	a22.17.01, a22.17.02
UK Royal Mail/EIB	a28.05
TNT	a23.08.03
CPC	a22.17.02, a23.08.03
DPAG	a22.17.02, a23.08.03 a28.08

Figure 3 – PSD Firmware Version

<sup>1</sup> non-compliant for ECDSA SigGen P192

<sup>2</sup> non-compliant for RSA key lengths less than 2048-bit (less than 112 bits of encryption strength)

<sup>3</sup> SHA-1 is non-compliant when used for hashing (e.g. used with RSA or ECDSA SigGen function)

### 2.3 FIPS Security Level Compliance

The PSD is designed to meet the overall requirements applicable for Level 3 of FIPS 140-2.

Security Requirements	Level
Cryptographic Module Specification	3
Cryptographic Module Ports and Interfaces	3
Roles, Services and Authentication	3
Finite State Model	3
Physical Security	3 + EFP/EFT
Operational Environment	N/A
Cryptographic Key Management	3
EMI/EMC	3
Self-Tests	3
Design Assurance	3
Mitigation of Other Attacks	3

Figure 4 – FIPS 140-2 Security Level

### 2.4 Security Industry Protocols

The cryptographic module implements the TLS v1.0<sup>4</sup> protocol and uses only one cipher suite (TLS-DHE-RSA-WITH-AES-128-CBC-SHA). The TLS v1.0 protocol is composed of TLS Handshake protocol (used for mutual authentication and TLS pre-master secret establishment) and TLS Record protocol (used for application data confidentiality and integrity).

<sup>4</sup> This protocol has not been reviewed or tested by the CAVP and CMVP

## 2.5 Modes of Operation

### Approved Mode of Operation

The PSD cryptographic module has only one mode of operation that uses both FIPS and non-FIPS approved algorithms. The details and use of FIPS Approved algorithms are presented below:

Algorithm	Usage	Characteristics	Cert. #
AES (CBC)	Encryption/Decryption of: <ul style="list-style-type: none"> <li>CSPs for storage within the module</li> <li>Data exchanged using the TLS Record protocol</li> </ul>	CBC (e/d; 128);	<b>2565</b>
SHS (SHA-1)	Hashing algorithm used for: <ul style="list-style-type: none"> <li>Digital signature process: <ul style="list-style-type: none"> <li>RSA SigVer,</li> </ul> </li> <li>HMAC Generation</li> </ul>	SHA-1 (BYTE-only)	<b>2162</b>
SHS (SHA-256)	Hashing algorithm used for: <ul style="list-style-type: none"> <li>Digital signature process: <ul style="list-style-type: none"> <li>ECDSA P224</li> </ul> </li> <li>HMAC Generation</li> </ul>	SHA-256 (BYTE-only)	<b>2162</b>
HMAC (SHA-1)	TLS messages authentication	(Key Sizes Ranges Tested: KS<BS KS=BS)	<b>1583 and 1603</b>
RSA (PKCS #1 v1.5)	Signature generation/ Signature verification of X509 certificates used by TLS Handshake protocol  Signature verification of signed files imported into the module	ALG [RSASSA-PKCS1_V1_5]: SIG(gen): 2048 SIG(ver): 1024 ,1536, 2048	<b>1314</b>
CVL (TLS-KDF SP800-135)	TLS KDF function	TLS (TLS1.0/1.1)	<b>92</b>
RNG (ANSI X9.31)	Key generation; with 16 bytes seed/seed key (externally generated by FIPS validated module and imported into the PSD in secure factory environment) ; based on AES 128 as transition function	[AES-128 Key]	<b>1217</b>
<b>Algorithm/key size(s) required per Postal Authority/Postal Standard: Unites States Postal Service IMI_2013</b>			
ECDSA (P224; SHA-256)	Indicia Authentication	PKG: CURVE P-224 ExtraRandomBits SigGen: CURVE P-224: (SHA-256) SigVer: CURVE P-224: (SHA-256)	<b>441</b>
<b>Algorithm/key size(s) required per Postal Authority/Postal Standard: Unites States Postal Service IBI_Lite</b>			
CMAC (AES)	Indicia Authentication	CMAC (Generation) (KS: 128; Block Size(s): Full / Partial ; Msg Len(s) Min: 0 Max: 2^16 ; Tag Len(s) Min: 1 Max: 16)	<b>2566</b>
<b>Algorithm/key size(s) required per Postal Authority/Postal Standard: United Kingdom Royal Mail EIB</b>			
HMAC (SHA-256)	Indicia Authentication	HMAC-SHA256	<b>1583</b>

Algorithm	Usage	Characteristics	Cert. #
		( Key Size Ranges Tested: KS<BS )	
<b>Algorithm required per Postal Authority/Postal Standard: Canada Post CPC</b>			
ECDSA (P192; SHA-1)	Indicia Authentication	SigVer: CURVE P-192: (SHA-1)	441
HMAC (SHA-1)	Indicia Authentication	HMAC-SHA1 (Key Sizes Ranges Tested: KS<BS KS=BS )	1603
<b>Algorithm required per Postal Authority/Postal Standard: TNT Post</b>			
HMAC (SHA-1)	Indicia Authentication	HMAC-SHA1 (Key Sizes Ranges Tested: KS<BS KS=BS )	1603

Figure 5 – FIPS Approved Algorithms Details and Use

The PSD supports the following FIPS Allowed security functions in Approved Mode of Operation:

Algorithms	Usage	Caveat
<b>Algorithm/key size(s) required per Postal Authority/Postal Standard: United Kingdom Royal Mail EIB</b>		
RSA PKCS #1 v1.5	Key Transport RSA 2048-bit key (Key Encapsulation)	RSA (Cert. #1314, key wrapping; key establishment methodology provides 112 bits of encryption strength)

Figure 6 – FIPS Allowed Security Functions

The PSD supports the following Non-Approved security functions:

Algorithms	Usage	Caveat
Diffie-Hellman	As used in TLS v1.0 key exchange for key agreement of TLS pre-master secret during TLS Handshake protocol	Diffie-Hellman (key agreement; key establishment methodology provides 80 bits of encryption strength; non-compliant)
SHS (SHA-1)	Hashing algorithm used for digital signature process: <ul style="list-style-type: none"> <li>• RSA SigGen, ECDSA P192 SigGen</li> </ul>	SHA-1 (BYTE-only)
RSA (PKCS #1 v1.5)	Signature generation	ALG [RSASSA-PKCS1_V1_5]: SigGen: 1024, 1536
<b>Algorithm required per Postal Authority/Postal Standard: USPS/ Canada Post CPC /TNT</b>		
RSA PKCS #1 v1.5	Key Transport using RSA 1536-bit key (Key Encapsulation)	RSA (key wrapping; key establishment methodology provides 90 bits of encryption strength, non-compliant due to having less than 112-bits of encryption strength);
ECDSA (P192; SHA-1)	Indicia Authentication	PKG: CURVE P-192 ExtraRandomBits SigGen: CURVE P-192: (SHA-1)
<b>Algorithm required per Postal Authority/Postal Standard: Deutsche Post's FRANKIT program</b>		
RSA PKCS #1 v1.5	Key Transport RSA 1024-bit key (Key Encapsulation)	RSA ( key wrapping; key establishment methodology provides 80 bits of encryption strength, non-compliant due to having less than 112-bits of encryption strength);

Figure 7 – Non-Approved Security Functions

### 3 SENSITIVE SECURITY PARAMETERS MANAGEMENT

#### 3.1 Critical Security Parameters

The PSD Critical Security Parameters are listed below:

Name	Algorithm / Key Size	Description/Usage	Generation	Storage	Distribution	Zeroization
<b>Common CSPs (independent of country configuration)</b>						
Master Secret Key	AES CBC 128 bits	Internally encrypt & decrypt PSD's critical security parameters	Internally ANSI X9.31 RNG	In plaintext in tamper protected memory	N/A	<ul style="list-style-type: none"> <li>- Invocation of "Zeroize CSPs" service</li> <li>- breach of flex circuit triggers "Zeroize CSPs" service;</li> <li>- PSD temperature over 84°C triggers "Zeroize CSPs" service (EFP measure)</li> <li>- Failure of a self-test triggers "Zeroize CSPs" service</li> </ul>
RNG Seed	ANSI X9.31 128 bits	Current status of the seed used by the Approved RNG.	N/A	In plaintext in tamper protected memory	Entered in factory	
RNG Key	ANSI X9.31 AES 128 bits	Key used by the Approved RNG underlying encryption algorithm	N/A	In plaintext in tamper protected memory	Entered in factory	
TLS Communication Private Key	RSA PKCS #1 v1.5 2048 bits	Authenticates messages and data output from the PSD during TLS Handshake Protocol.	Internally ANSI X9.31 RNG	encrypted	N/A	Rendered unusable by zeroization of "Master Secret"
<b>CSPs Specific to United States Postal Service IMI_2013 Standard</b>						
Indicia Authentication Private Key	ECDSA P224 224 bits	Indicia authentication	Internally ANSI X9.31 RNG	encrypted	N/A	Rendered unusable by zeroization of "Master Secret"
<b>CSPs Specific to United States Postal Service IBI_Lite Standard</b>						
Indicia Authentication Secret Key	CMAC AES 128 bits	Indicia authentication	Internally ANSI X9.31 RNG	encrypted	RSA Encapsulation	Rendered unusable by zeroization of "Master Secret"
<b>CSPs Specific to United Kingdom Royal Mail EIB Standard</b>						
Indicia Authentication Secret Key	HMAC-SHA-256	Indicia authentication	Internally ANSI X9.31 RNG	encrypted	RSA Encapsulation	Rendered unusable by zeroization of "Master Secret"



Name	Algorithm / Key Size	Description/Usage	Generation	Storage	Distribution	Zeroization
<b>CSPs Specific to Canada Post CPC</b>						
Indicia Authentication Private Key	ECDSA P192 192 bits	Indicia authentication	Internally ANSI X9.31 RNG	encrypted	N/A	Rendered unusable by zeroization of "Master Secret"
Indicia Authentication Secret Key	HMAC-SHA-1 160 bits	Indicia authentication	Internally ANSI X9.31 RNG	encrypted	RSA Encapsulation	
<b>CSPs Specific to DPAG</b>						
m-secret	N/A	DPAG secret information	DPAG	encrypted	RSA Encapsulation	Rendered unusable by zeroization of "Master Secret"
m-secret Encapsulation Key <sup>5</sup>	RSA PKCS #1 v1.5 1024 bits	transport m-secret from Post to PSD	Internally ANSI X9.31 RNG	encrypted	N/A	

Figure 8 – Critical Security Parameters

Name	Algorithm / Key Size	Description/Usage	Generation	Storage	Distribution	Zeroization
DH private key (TLS Handshake)	Diffie-Hellman 1024 bits	Diffie-Hellman private key used to agree TLS pre-master	Internally via ANSI X9.31 RNG	N/A	N/A	Immediately after use (i.e. TLS-pre-master key establishment)
TLS pre-master key <sup>6</sup>	128 bytes	Pre-master secret	DH Key Agreement	N/A	N/A	Immediately after use
TLS master key	48 bytes	Used to derive the keys used by TLS Record Protocol (TLS Communication Secret Keyset)	Approved TLS KDF	N/A	N/A	TLS session closure

Figure 9 – TLS v1.0 Handshake Protocol Critical Security Parameters (independent of country configuration)

Name	Algorithm / Key Size	Description/Usage	Generation	Storage	Distribution	Zeroization
TLS Communication Secret Keyset (TLS Record Protocol Keys)	AES, HMAC 4 x 128 bits	Encrypt & Decrypt & Integrity TLS Communication	Approved TLS KDF	plaintext	N/A	TLS session closure

Figure 10 – TLS v1.0 Record Protocol Critical Security Parameters (independent of country configuration)

The CSPs are protected from unauthorized disclosure, modification, and substitution.

The plaintext CSPs are stored in the tamper protected memory. All other CSPs are stored encrypted by the Master Secret Key. The PSD detects data corruption of the value held for any particular CSP by the incorporation of 16 bit error detection code. Any CSPs access failure causes the zeroisation of tamper protected memory. The PSD never output the CSPs in plaintext.

<sup>5</sup> This key offers less than 112-bit of security strength and shall not be used in the approved mode of operation

<sup>6</sup> This key is negotiated using a non-compliant algorithm (the algorithm offers less than minimum of 112-bit of security strength), therefore it shall not be used in the approved mode of operation

### 3.2 Public Security Parameters

Name	Algorithm	Description	Storage	Generation
<b>Common public keys (independent of country configuration)</b>				
Root Public Key (Neopost Root Certificate)	RSA 2048	Signed X509 Certificate of the current Root Public key used for the verification of authenticated messages input from the Neopost server	plaintext	N/A
Previous Root Public Key (Neopost Previous Root Certificate)	RSA 2048	Signed X509 Certificate of the previous Root Public key used for the verification of authenticated messages input from the Neopost server.	plaintext	N/A
Region Public Key (Neopost Region Certificate)	RSA 2048	Signed X509 Certificate of the current Region Public key used for the verification of authenticated messages input from the Neopost server.	plaintext	N/A
TLS Communication Public Key (Neopost PSD Certificate)	RSA 2048	Used to authenticate messages and data output from the PSD (TLS Handshake protocol). The key resides in a signed X509 certificate used for authentication the cryptographic module to the Neopost server.	plaintext	Internally via ANSI X9.31 RNG
TLS Diffie-Hellman Public Parameters	Diffie-Hellman	Diffie-Hellman parameters (G, P, Ys) used during TLS handshake to agree upon a TLS premaster secret.	plaintext	N/A
<b>Public Keys Specific to United States Postal Service IMI_2013 Standard</b>				
Indicia Authentication Public Key	ECDSA P224	Indicia authentication	plaintext	Internally via ANSI X9.31 RNG
<b>Public Keys Specific to United States Postal Service IBI_Lite</b>				
Indicia Key Encapsulation Public Key <sup>7</sup>	RSA (1536 bits)	Encrypts the Indicia Secret Key before sending it to the Neopost server.	plaintext	N/A
<b>Public Keys Specific to UK Royal Mail EIB Standard</b>				
Indicia Key Encapsulation Public Key <sup>8</sup>	RSA (1536 bits)	Encrypts the Indicia Secret Key before sending it to the Neopost server.	plaintext	N/A
<b>Public Keys Specific to Canada Post CPC</b>				
Indicia Authentication Public Key	ECDSA P192 (192 bits)	Indicia authentication	plaintext	Internally via ANSI X9.31 RNG
Indicia Key Encapsulation Public Key <sup>9</sup>	RSA (1536 bits)	Encrypts the Indicia Secret Key before sending it to the Neopost server.	plaintext	N/A
<b>Public Keys Specific to DPAG</b>				
m-secret Encapsulation Public Key <sup>10</sup>	RSA (1024 bits)	Encrypts the "m-secret" before sending it to the PSD.	plaintext	N/A

Figure 11 – Public Security Parameters

All public keys are protected from unauthorized modification and substitution.

<sup>7</sup> This key offers less than 112-bit of security strength and shall not be used in the approved mode of operation

<sup>8</sup> This key offers less than 112-bit of security strength and shall not be used in the approved mode of operation

<sup>9</sup> This key offers less than 112-bit of security strength and shall not be used in the approved mode of operation

<sup>10</sup> This key offers less than 112-bit of security strength and shall not be used in the approved mode of operation

### 3.3 Status Indicator

A status indicator will be output by the PSD via the status output interface. It consists of a unique text message which will be displayed on the franking machine User Interface.

The following module states are indicated:

- CSPs zeroed
- Private/Public key pairs invalid (module not initialized)
- Tamper mechanism tampered
- Power Up tests error
- RNG error
- High temperature detected error
- Conditional test error
  - DH Pairwise Consistency
  - ECDSA P224 Pairwise Consistency
  - ECDSA P192 Pairwise Consistency
  - RSA Pairwise Consistency

The absence of one of these messages indicates that the module is in a 'ready' state.

## 4 PORTS AND INTERFACES

To communicate with the franking machine's base the module provides a physical 10-pin serial connector with five logical interfaces:

- power interface
- data input interface
- data output interface
- control input interface
- status output interface

PIN	Description	Interface Type
1	Ground	
2	Ground	
3	RX	Data Input/Control Input
4	RX	Data Input /Control Input
5	TX	Data Output/Status Output
6	TX	Data Output /Status Output
7	Power (5V – 17V)	Power
8	Power (5V – 17V)	Power
9	Ground	
10	Ground	

Figure 12 – Interface

The data output interface is inhibited during zeroization, key generation, self-tests and error states.

No plaintext CSPs are input or output from the module through this serial interface.

## 5 ROLES, SERVICES AND AUTHENTICATION

The PSD supports authorized roles for operators and corresponding services within each role. In order to control access to the module the PSD employs identity-based authentication mechanism.

The PSD supports the following operators:

- **Neopost Administrator** (Field Server) : is the Crypto-Officer and it can assume the following Crypto-Officer roles:
  - Postal User
  - Field Crypto-Officer
  - Postal Crypto-Officer
  - Root
  - Region

The Neopost Administrator authenticates to the module via digitally signed X509 certificates using the TLS v1.0 Handshake protocol.

- **Customer** (Base): is the end user of the cryptographic module and can assume one User Role: the Printing Base role. The Neopost Administrator authenticates to the module via digitally signed X509 certificates using the TLS v1.0 Handshake protocol.
- **R&D File Signer Tool**: assumes the R&D Signer role and is authenticated via signed X509 certificates. This role allows the PSD to authenticate and use additional external files.
- **Expertise Tool**: assumes an unauthenticated User Role.

OPERATOR	ROLES	SERVICES	CSP ACCESS MODE
Neopost Administrator	Postal User	Postal Core Services	NA
		Read Status Data	NA
	Field Crypto-Officer	Generate PKI Key	(Write/Read) Master Secret Key, RNG parameters, TLS Comm. private key & secret key
		Get/Set PKI Certificate	(Write) TLS comm. private key
		Read Status Data	NA
	Postal Crypto-Officer	Generate Stamp Key	(Write) Indicia Authentication Key(s)
		Set Stamp Info (CPC )	NA
	Root	Verify Region Certificate	NA
		Verify Root Certificate	NA
	Region	Verify Device Certificate	NA
Customer	Printing Base (User)	Initiate/End Postal Core Connection	(Write) TLS comm. private key (Write) TLS comm. secret keys
		Initiate/End Rekey Connection	(Write) TLS comm. private key (Write) TLS comm. secret keys
		Postal Indicia	(Read) Indicia authentication key
		Other Base Services	NA
		Read Status Data	NA
File Signer Tool	R&D Signer	Verify Files	NA
Expertise Tool	Unauthenticated User role	Read Status Data	NA
		Zeroise CSP	(Zeroize) Master Secret Key and RNG parameters (RNG Seed, RNG Key)

Figure 13 – Roles, Services, Operators

---

## 5.1 Operator Authentication

The mutual authentication between the Customer / Neopost Administrator and the PSD is based on the TLS v1.0 Handshake Protocol using the "TLS-DHE-RSA" cryptographic suite, with 2048 RSA key length for authentication.

- The RSA key is 2048 bits is considered to have 112-bits of strength. For any attempt to use the authentication mechanism, the probability that a random attempt will succeed or a false acceptance will occur will be at least 1 in  $2^{112}$  (equivalent to at least  $1 \times 10^{28}$ ). This is considerably more difficult to break than the 1 in 1,000,000 requirement.
- For multiple attempts to use the authentication mechanism during the a one minute period the probability that a random attempt will be accepted or that a false acceptance will occur will be 1 in  $2^{112}$  divided by 600 - maximum number of attempts in one minute (equivalent to  $1 \times 10^{26}$ ). This is considerably more difficult to break than the 1 in 100,000 requirement.

## 6 OPERATIONAL ENVIRONMENT

The cryptographic module's operational environment is non-modifiable.

## 7 PHYSICAL SECURITY

The Neopost PSD is designed to meet FIPS 140-2 Level 3 + EFP/EFT Physical Security requirements.

The PSD defined as a multi-chip embedded cryptographic module includes a non-removable enclosure that comprises a hard epoxy resin with an outer plastic casing. The non-removable enclosure and epoxy resin was tested and verified to be effective within the environmental operational range of the module (environmental temperature between  $-30^{\circ}\text{C}$  and  $84^{\circ}\text{C}$ ). No assurance is provided for Level 3 hardness conformance at any temperature outside this range.

The PSD employs a tamper detection envelope designed to detect penetration attempts, and a response mechanism that will zeroize all plaintext Critical Security Parameters.

The outer plastic casing is defined as the cryptographic boundary of the cryptographic module.

The module mitigates environmental attacks by employing a high temperature fuse for the EFP circuitry such that when the module temperature exceeds  $84^{\circ}\text{C}$ , the module will zeroize all plaintext CSPs.

## 8 SELF-TESTS

The PSD performs power up and conditional self-tests. The PSD inhibits the data output interface during the self tests. If a self-test fail, the PSD enters an error state and zeroize all plaintext CSPs.

### 8.1 Power Up Self-Tests

#### 8.1.1 Cryptographic Algorithm Tests

Upon power up the PSD performs the following cryptographic algorithms self-tests without operator intervention:

- SHA-1 KAT
- SHA-256 KAT
- RSA 1024 encrypt KAT
- RSA 1024 decrypt KAT
- RSA 2048 sign KAT
- RSA 2048 signature verify KAT
- ECDSA P224 sign KAT
- ECDSA signature verification P224 KAT
- ECDSA P192 sign KAT
- ECDSA signature verification P192 KAT
- AES Encrypt KAT
- AES Decrypt KAT
- AES CMAC KAT
- HMAC (SHA-1) KAT
- HMAC (SHA-256) KAT
- Diffie-Hellman KAT
- RNG KAT
- TLS-KDF KAT

#### 8.1.2 Firmware Integrity Tests

The PSD tests the contents of its program memory area at power up by calculating the hash (SHA-256) of the contents and comparing the result with a known answer.

#### 8.1.3 CSP Integrity Tests (Critical Function Test)

The PSD tests the accessibility and validity of all keys and CSP values in non volatile memory at power up. If any are not accessible (i.e. device failure) or contain erroneous data (16 bit EDC fails) then the PSD enters an error state and zeroize all plaintext CSPs.

### 8.2 Conditional Self-Tests

The PSD performs the following conditional self tests:

- RSA Pair wise Consistency Tests
- RNG continuous test
- ECDSA Pair wise Consistency Tests
- DH Pair wise Consistency Tests

## **9 DESIGN ASSURANCE**

Neopost Technologies is using the Windchill configuration management system to manage product configurations (including the cryptographic module).

All firmware implemented within the cryptographic module has been implemented using a high-level language (C), except for the limited use of assembly language where it was essential for performance.

## **10 MITIGATION OF OTHER ATTACKS**

The module employs a tamper detection envelope designed to detect penetration attempts and a response mechanism that zeroize all plaintext CSPs.

## 11 APPENDIX A - Glossary

Abbreviation	Description
AES	Advanced Encryption Standard
CMAC	Message Authentication Code
CPC	Canada Post Corporation (courier company, postal operator)
CSP	Critical Security Parameter
DH	Diffie-Hellman key exchange (DHE Diffie Hellman Ephemeral)
DPAG	Deutsche Post AG (courier company, postal operator)
DRBG	Deterministic Random Bit Generator
ECDSA	Elliptical Curve Digital Signature Algorithm
EFP/EFT	Environmental Failure Protection /Testing
FIPS	Federal Information Processing Standard
HMAC	Hashed Message Authentication Code
IBI	Information-Based Indicia
IMI_2013	Intelligent Mail Indicia
NIST	National Institute of Standards and Technology
NRBG	Non-deterministic Random Bit Generator
PSD	Postal Security Device
PKI	Public Key Infrastructure
Royal Mail	Postal service in the United Kingdom of Great Britain and Northern Ireland (courier company, postal operator)
RNG	Random Number Generator
RSA	Rivest Shamir Adleman
SHA	Secure Hash Algorithm
SHS	Secure Hash Standard
TDEA	Triple Data Encryption Algorithm
TDES	Triple Data Encryption Standard
TNT	Dutch international transport and logistics corporation (courier company, postal operator)
USPS	United States Postal Service (courier company, postal operator)

## 12 APPENDIX B – List of Changes

Version	Date	Modification	Writer
0.1	21/06/2013	Creation	Adriana Rosca
1.0	25/07/2013	Update after review with Penumbra Security	Adriana Rosca
2.0	19/09/2013	Update after review with Penumbra Security	Adriana Rosca
3.0	07/10/2013	Update after review with Penumbra Security	Adriana Rosca
4.0	15/10/2013	Update software versions	Adriana Rosca
5.0	25/10/2013	Update after review with Penumbra Security	Adriana Rosca
6.0	20/02/2014	Updated to address CMVP comments regarding algorithm transitions as of 2014	Adriana Rosca
7.0	20/03/2014	Updated to address CMVP comments regarding algorithm transitions as of 2014	Penumbra Security



---

8.0	15/04/2014	Updated to address CMVP comments regarding algorithm transitions as of 2014	Penumbra Security
9.0	28/05/2014	Updated to address CMVP comments regarding OE and algorithm	Penumbra Security
10.0	30/07/2014	Updated to address additional firmware versions	Penumbra Security
11.0	09/10/2015	Updated to address additional firmware versions	Penumbra Security
12.0	12/16/2015	Updated to address additional hardware versions	Penumbra Security