Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Scheduled maintenance will take place between 6:00 PM ET and 7:00 PM ET on March 10th, 2026. During that time, this site may be temporarily unavailable for a period of approximately two minutes.

Combinatorial Methods for Trust and Assurance ACTS

Project Links

Overview FAQs Publications

Hardware Trojan Detection

TBD

Project Links

Overview FAQs Publications

Additional Pages

Quick start Downloadable Tools Fundamental background papers Tutorials and Documentation Combinatorial Methods in Testing Why do Combinatorial Testing? Event Sequence Testing Case Studies Assured autonomy - AI Safety and Security AI-Enabled Systems Explainable AI, Verification, and Validation Rule-based Expert Systems and Formal Methods AI and Assured Autonomy Papers Assured Autonomy - briefings and videos Case studies Hardware and Embedded Systems Hardware Trojan Detection Technical Plan Benefits Physical Unclonable Function (PUF) Vulnerabilities Embedded System Faults and Vulnerabilities Automated Testing Automated Test Generation Oracle-free Testing Property based Testing Input space measurement for autonomy and testing Input Space Coverage Measurement Coverage examples Case studies Cybersecurity Testing Combinatorial approach MagicMirror smart contract testing Case studies Software Testing Methodology NIST Testing Process DOs and DON'Ts of testing ACTS Library Papers on combinatorial test methods Covering Array Library Seminars & Talks & Tutorial Combinatorial Methods For Modeling & Simulation Workshop Papers Our Research Program

Contacts

M S Raunak - NIST
[email protected]

Raghu Kacker - NIST
[email protected]

Group

Security Components and Mechanisms

Topics

Security and Privacy: assurance, modeling, testing & validation

Technologies: semiconductors, software & firmware

Additional Pages

Quick start Downloadable Tools Fundamental background papers Tutorials and Documentation Combinatorial Methods in Testing Why do Combinatorial Testing? Event Sequence Testing Case Studies Assured autonomy - AI Safety and Security AI-Enabled Systems Explainable AI, Verification, and Validation Rule-based Expert Systems and Formal Methods AI and Assured Autonomy Papers Assured Autonomy - briefings and videos Case studies Hardware and Embedded Systems Hardware Trojan Detection Technical Plan Benefits Physical Unclonable Function (PUF) Vulnerabilities Embedded System Faults and Vulnerabilities Automated Testing Automated Test Generation Oracle-free Testing Property based Testing Input space measurement for autonomy and testing Input Space Coverage Measurement Coverage examples Case studies Cybersecurity Testing Combinatorial approach MagicMirror smart contract testing Case studies Software Testing Methodology NIST Testing Process DOs and DON'Ts of testing ACTS Library Papers on combinatorial test methods Covering Array Library Seminars & Talks & Tutorial Combinatorial Methods For Modeling & Simulation Workshop Papers Our Research Program

Contacts

M S Raunak - NIST
[email protected]

Raghu Kacker - NIST
[email protected]

Group

Security Components and Mechanisms

Topics

Security and Privacy: assurance, modeling, testing & validation

Technologies: semiconductors, software & firmware

Created May 24, 2016, Updated February 20, 2026