Hardware Implementation of ASCON

Aneesh Kandi\textsuperscript{1}, Anubhab Baksi\textsuperscript{2}, Tomas Gerlich\textsuperscript{3\ast}, Sylvain Guilley\textsuperscript{4}, Peizhou Gan\textsuperscript{2}, Jakub Breier\textsuperscript{5}, Anupam Chattopadhyay\textsuperscript{2}, Ritu Ranjan Shrivastwa\textsuperscript{4}, Zdenek Martinasek\textsuperscript{3\ast}, and Shivam Bhasin\textsuperscript{2}

\textsuperscript{1} Indian Institute of Technology Madras, India
\textsuperscript{2} Nanyang Technological University, Singapore
\textsuperscript{3} Brno University of Technology, Brno, Czechia
\textsuperscript{4} Télécom Paris, Paris, France; Secure-IC, Cesson-Sévigné, France
\textsuperscript{5} Silicon Austria Labs, Graz, Austria

aneeshkandi@smail.iitm.ac.in, anubhab001@e.ntu.edu.sg, xgerli02@vut.cz, sylvain.guilley@telecom-paristech.fr, peizhou.gan@ntu.edu.sg, jbreier@jbreier.com, anupam@ntu.edu.sg, ritu-ranjan.shrivastwa@secure-ic.com, martinasek@vut.cz, sbhasin@ntu.edu.sg

Abstract. In this work, we present various hardware implementation for ASCON. We cover encryption + tag generation as well as decryption + tag verification for ASCON AEAD and also ASCON hash function. On top the usual (unprotected) implementation, we present side channel protection (threshold countermeasure) and triplication/majority based fault protection. The side channel and fault protections work orthogonal to each other (i.e., either one can be turned on/off without affecting the other). We also show ASIC and FPGA benchmarks for our implementations.

Keywords: ASCON · Hardware Implementation · Side Channel Attack · Threshold Implementation · Fault Attack · Countermeasure

1 Introduction

ASCON is a lightweight hash function and AEAD (authenticated encryption with associated data) family [DEMS19]. It has recently been selected as the primary choice in the LWC project by NIST [NIS23]. As the main aim of lightweight cryptography are resource-constrained embedded devices (such as Internet-of-Things appliances), one of the main concerns are efficient implementations and protection against physical attacks.

1.1 Our Contributions

In this work, we present various hardware (Verilog) implementations of ASCON AEAD and hash. We consider regular (unprotected) implementations as well as side-channel and fault attack protection.

In summary, we implement and benchmark the followings:

(α) Unprotected ASCON (encryption + tag generation, decryption + tag verification; and hashing).
(β) Side channel attack protected ASCON using threshold implementation.
(γ) Fault injection protected ASCON using triplication/majority.
(δ) Combined side channel attack and fault injection protected ASCON using threshold and triplication/majority.

Our implementations use simple interface. The side channel and fault protections can be turned on/off easily depending on the use-case (it is not necessary that both the countermeasures have to be used all the time) by making minimal adjustment to the interface. Our source-codes are accessible as an open-source project\textsuperscript{1}.

\textsuperscript{\ast}The work is supported by the Ministry of Interior of Czech Republic under grant VJ02010010.

\textsuperscript{1}https://github.com/aneeshkandi14/ascon-hw-public.
1.2 Previous Works

The hardware implementation of ASCON has been explored before, for instance, [WEHM+22, GMK16]. However, as far as we can tell, no side channel protected (threshold) implementation exists. Also, the common countermeasure against fault (that rely on triplication/majority) has apparently not been explored before.

2 ASCON Description

The ASCON family has 2 variants - ASCON 128 (block size = 64) and ASCON 128a (block size = 128). Both of those take 128-bit key and nonce, and have a 320-bit state. A 128-bit tag is generated after encryption + tag generation and it is verified in decryption + tag verification.

2.1 Permutation

The main strength of ASCON lies in the permutation process. \( p^n \) represents the number of rounds of the permutation. There are two types of permutation of i) \( p^a \) consisting of \( a \) rounds (used for initialization and finalization) and ii) \( p^b \) consisting of \( b \) rounds (used for data processing).

The 320-bit state \( S \) of the ASCON is divided into 5 registers of 64 bits each. \( S = x_0 || x_1 || x_2 || x_3 || x_4 \). These 5 registers are then sent for further processing. Each permutation round is further divided into three layers – the constant addition layer, the substitution layer, and the linear diffusion layer.

Constant Addition Layer: In this layer, a constant term is added with the \( x_2 \) register word. The constant term added depends on the current round number of the permutation. For \( p^a \), round constant \( c_r \) is used and for \( p^b \), round constant \( c_{a-b+r} \) is used, where \( r \) is the number of rounds. The number of rounds and related constants are given in Table 1.

<table>
<thead>
<tr>
<th>( p^a )</th>
<th>( p^b )</th>
<th>Constant</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00000000000000000000000000000001</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>00000000000000000000000000000002</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>00000000000000000000000000000003</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>00000000000000000000000000000004</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>00000000000000000000000000000005</td>
</tr>
</tbody>
</table>

**Substitution Layer** This layer implements the 5-bit SBox operation of the ASCON which is the only non-linear operation within the permutation. The SBox is applied to each bit-slice comprising of 5 bits from all the registers, where \( x_0 \) acts as MSB and \( x_4 \) acts as LSB.

The ASCON SBox can be given by the following look-up table: \( (4, b, 1f, 14, 1a, 15, 9, 2, 1b, 5, 8, 12, 1d, 3, 6, 1c, 1e, 13, 7, e, 0, d, 11, 18, 10, c, 1, 19, 16, a, f, 17) \).

Linear Diffusion Layer This layer is used to shuffle the bits of each register internally with the help of right rotation and XOR. It is performed as per the equations given here:

\[
\begin{align*}
x_0 &= x_0 \oplus (x_0 \gg 19) \oplus (x_0 \gg 28) \\
x_1 &= x_1 \oplus (x_1 \gg 61) \oplus (x_1 \gg 39) \\
x_2 &= x_2 \oplus (x_2 \gg 1) \oplus (x_2 \gg 6) \\
x_3 &= x_3 \oplus (x_3 \gg 10) \oplus (x_3 \gg 17) \\
x_4 &= x_4 \oplus (x_4 \gg 7) \oplus (x_4 \gg 41)
\end{align*}
\]
2.2 Encryption + Tag Generation and Decryption + Tag Verification

\texttt{ASCON} is a family of authenticated encryption and verified decryption parameterized by 4 variables, key \((k)\), rate \((r)\) and internal number of rounds \((a\) and \(b)\) for the permutation computation. The key length is, \(k \leq 128\) bits and other parameters vary depending on the type of \texttt{ASCON}. Inputs for the authenticated encryption are plaintext \(P\), associated data \(A\), key \(K\), and nonce \(N\) (\(k\)-bits), and outputs are the ciphertext \(C\) and tag \(T\). Inputs for the verified decryption are key \(k\), nonce \(N\) (\(k\)-bits), ciphertext \(C\), and tag \(T\) and output is plaintext \(P\) if the tag is successfully verified else \(\perp\).

The operation of \texttt{ASCON} can be divided into four sub-routines, namely:

1. Initialization
2. Processing associated data
3. Processing plaintext/ciphertext
4. Finalization

![Figure 1: \texttt{ASCON} encryption and tag generation](image)

At initialization, the algorithm is initialized by creating a state of 320 bits by concatenating the fixed initialization vector, key, and the nonce, which are then passed through \(a\) rounds of permutation and xor operation of the least significant \((320 - r)\) bits with the key padded with 0’s (on the left) before proceeding to the next stage.

In the next stage, associated data is absorbed in the algorithm by dividing it into datasets of \(r\) bits each and the last dataset is padded with a 1 followed by 0’s to make the length equal to \(r\).

The next stage processes the plaintext in a similar way and in addition, it generates ciphertexts in encryption and does the opposite for decryption. Processing of associated data and plaintext both have \(b\) rounds of the permutation.

The finalization stage generates a tag in encryption which is used in the finalization stage of decryption to verify if the processed data is correct. Pictorial description can be found in Figures 1 and 2.

\(^2\)We acknowledge “TikZ for Cryptographers” [Jea16].
2.3 Hashing

ASCON Hashing is based on Sponges and is parameterized by 4 variables — maximal output length \((h)\), rate \((r)\), and internal number of rounds \((a \text{ and } b)\) for the permutation computation. The input for the hashing algorithm is message data \(M\) and the output is the hash data \(H\).

The operation of ASCON can be divided into four sub-routines, namely:

1. Initialization
2. Absorbing message
3. Squeezing

At the initialization stage, the algorithm is initialized by creating a state of 320 bits by padding the fixed initialization vector with 0’s on the LSB side, which is then passed through \(a\) rounds of permutation.

In the next stage, the message data is absorbed into the algorithm similar to the plain text processing stage mentioned above. It uses \(b\) rounds of permutation.

In the last stage, the ASCON state is first passed through \(a\) permutation rounds which generates the first block of hash data. The output is then passed through \(b\) rounds of permutations till all the blocks of hash data are generated.

3 (Unprotected) Hardware Implementation

3.1 Substitution Layer

The substitution layer employs a 5-bit SBox (see Section 2). Possibly the most straightforward approach to implementing the SBox is by utilizing a look-up table. However, this method incurs a significant area cost.

An alternative approach involves using the coordinate functions. In general, it can be stated that the coordinate function-based implementation takes much less area than what would be required for a look-up-based implementation. Expressed in the algebraic normal form, the coordinate functions of the ASCON SBox are as given:

\[
\begin{align*}
y_0 &= x_4x_1 \oplus x_3 \oplus x_2x_1 \oplus x_2 \oplus x_1x_0 \oplus x_1 \oplus x_0 \\
y_1 &= x_4 \oplus x_2x_3 \oplus x_3 \oplus x_3x_1 \oplus x_2 \oplus x_1x_2 \oplus x_1 \oplus x_0 \\
y_2 &= x_4x_3 \oplus x_4 \oplus x_2 \oplus x_1 \oplus 1 \\
y_3 &= x_4x_0 \oplus x_3x_0 \oplus x_4 \oplus x_3 \oplus x_2 \oplus x_1 \oplus x_0 \\
y_4 &= x_4x_1 \oplus x_4 \oplus x_3 \oplus x_1x_0 \oplus x_1
\end{align*}
\]

3.2 Linear Layer

The linear layer, which is discussed in Section 2, can be realized using right rotation and XOR. In our implementation, we opted to use only XOR operation. This approach requires 2 XOR operations for each row, resulting in a total of 640 XOR operations for the entire layer\(^3\). Although both methods needs same area, XOR implementation is more flexible in terms of code. Additionally, it is easier to transform it into the threshold implementation of the linear layer using the latter method.

\(^3\)Equivalently, the linear layer can also be implemented using 320 XOR3 operations. The problem of implementation with higher input XOR gates is studied in the literature \([BF12, BDK+21, LWS+22]\). Also note that the same binary matrix is considered in \([RBC23]\).
4 Protection Against Side Channel Attacks

Side channel attacks, particularly those relying on information from power consumption or electromagnetic emanation, are of prominent concern while dealing with the physical security of the ciphers [MOP07, Pee13, Bil15, Lom10]. It has been systematically shown that a cipher with sufficient classical security claims falls short against an adversary equipped with a side channel attack set-up. It, therefore, goes without saying, understanding the attacks and finding low-cost countermeasures are among the top research priorities by/for the community.

Side channel attacks are based on the connection between a (a priori or learned) model and any intermediate variable in the implementation that might be leaking. Therefore, the countermeasures attempt to destroy the linkage of the model and the intermediate variables. Masking [MOP07, Chapter 9] is considered a prominent countermeasure. A masking scheme randomly distributes each intermediate to introduce randomness in a way that the overall algorithmic flow in the cipher is unchanged, but the randomized operations make the side channel leakage free from the intermediate variables. Depending on the strength of the attacker, various degrees of masking can be adopted.

4.1 Threshold Implementation

The threshold implementation (TI) is a form of masking, and is among the top recommendations against the side channel attacks [NRR06, Bil15, KNP12, JGC+20, BNN+15, NRS11, NNR19] specially for protecting the hardware implementation.

Typically, the TI of an affine function is considered straightforward, while that of a non-linear (in most block ciphers, the only non-linear component is the SBox) function is considered a strenuous task to accomplish. The TI of a given SBox can be realized either through without decomposition (the SBox is implemented as a combinational circuit) or with decomposition (the SBox is implemented as a sequential circuit) [JGC+20, BGST23].

4.2 Hardware Implementation of Threshold

The Threshold Implementation technique is renowned for its hardware implementation simplicity. Each phase in this method is concealed by the utilization of random numbers generated through an external entropy source such as a True Random Number Generator (TRNG). In the unprotected ASCON, the ASCON State is partitioned into three shares, namely $S_0$, $S_1$, and $S_2$, with $S$ representing the ASCON State. The three shares must meet the following condition: $S = S_0 \oplus S_1 \oplus S_2$.

All three shares undergo separate processing and are subsequently combined at the end. The ASCON permutation, for instance, consists of three stages as mentioned in Section 2.1. Each share has a distinct constant addition layer, substitution layer, and linear layer that are cleverly designed so that the output of all three shares can be merged at the conclusion of the permutation phase to yield the same state value as in unprotected ASCON. Figure 3 shows the flow of ASCON permutation with threshold implementation; where the 3 individual shares for the each of round constant addition, substitution layer and the linear diffusion layer are shown.

The schematic of the ASCON permutation with threshold is presented in Figure 3, which demonstrates how state $S$ is divided into three shares. Each of the shares is then processed with distinct permutation processes, where $RC_i$ represents the round constant layer, $SBOX_i$ represents the substitution layer, and $LL_i$ represents the linear layer for share $i$. See Figure 7 for the flowchart representation of ASCON permutation.

4.3 ASCON SBox Sharing (for Threshold)

The SBox, being the only non-linear component, is considered the hardest to implement in threshold. The minimum number of shares needed is 1 more than the algebraic degree of the SBox (thus, we
need at least 3 shares), and the total number of monomials in the shares is related to the product of the number of shares and total number of monomials in the coordinate functions.

We show two sharing options for the ASCON SBox subsequently. Both the options use 3 shares and are available in our implementation (either one can be chosen). Given the coordinate functions (Section 3.1), note that, the following relationships hold: \( y_i = \bigoplus_{j=0}^{2} y_{ij} \) given \( x_i = \bigoplus_{j=0}^{2} x_{ij} \) for \( i = 0, 1, \ldots, 4 \).

**SBox Threshold 1** The corresponding benchmark is shown in Table 2.

### Share 0:

\[
y_{00} = x_{00} \oplus x_{01}x_{11} \oplus x_{01}x_{12} \oplus x_{01} \oplus x_{11}x_{21} \oplus x_{11}x_{41} \oplus x_{11}x_{02} \oplus x_{11}x_{22} \oplus x_{11}x_{42} \\
\quad \oplus x_{11} \oplus x_{21}x_{12} \oplus x_{21} \oplus x_{31} \oplus x_{41}x_{12} \oplus x_{02}x_{12} \oplus x_{12}x_{22} \oplus x_{12}x_{42} \oplus x_{12} \oplus x_{22} \oplus x_{32}
\]

\[
y_{10} = x_{10} \oplus x_{01} \oplus x_{11}x_{21} \oplus x_{11}x_{31} \oplus x_{11}x_{22} \oplus x_{11}x_{42} \oplus x_{11} \oplus x_{21}x_{31} \oplus x_{21}x_{22} \\
\quad \oplus x_{21}x_{32} \oplus x_{21} \oplus x_{31}x_{12} \oplus x_{31}x_{22} \oplus x_{31} \oplus x_{41} \oplus x_{02} \oplus x_{12}x_{22} \oplus x_{12}x_{32} \oplus x_{12}x_{42} \\
\quad \oplus x_{22} \oplus x_{32} \oplus x_{42}
\]

\[
y_{20} = x_{20} \oplus x_{11} \oplus x_{21} \oplus x_{31}x_{41} \oplus x_{31}x_{42} \oplus x_{41}x_{32} \oplus x_{41} \oplus x_{12} \oplus x_{32}x_{42} \oplus x_{42} \oplus 1
\]

\[
y_{30} = x_{30} \oplus x_{01}x_{31} \oplus x_{01}x_{41} \oplus x_{11}x_{31} \oplus x_{11}x_{41} \oplus x_{11}x_{02} \oplus x_{11} \oplus x_{21} \oplus x_{31}x_{02}
\]

\[
y_{40} = x_{40} \oplus x_{01}x_{11} \oplus x_{01}x_{12} \oplus x_{11}x_{41} \oplus x_{11}x_{02} \oplus x_{11}x_{42} \oplus x_{11} \oplus x_{31} \oplus x_{41}x_{12}
\]

\[
\quad \oplus x_{41} \oplus x_{02}x_{12} \oplus x_{12}x_{42} \oplus x_{12} \oplus x_{32}
\]

---

**Figure 3:** ASCON permutation under 3-share threshold (schematic)
Share 1:

\[ y_01 = x_{00}x_{10} \oplus x_{00}x_{11} \oplus x_{00}x_{12} \oplus x_{10}x_{20} \oplus x_{10}x_{40} \oplus x_{10}x_{01} \oplus x_{10}x_{21} \oplus x_{10}x_{41} \]
\[ + x_{10}x_{02} \oplus x_{10}x_{22} \oplus x_{10}x_{42} \oplus x_{10} \oplus x_{20}x_{11} \oplus x_{20}x_{31} \oplus x_{20}x_{32} \oplus x_{20}x_{31} \oplus x_{30}x_{11} \oplus x_{30}x_{21} \oplus x_{30}x_{12} \oplus x_{30}x_{22} \oplus x_{30} \oplus x_{40} \]
\[ y_{11} = x_{00} \oplus x_{10}x_{20} \oplus x_{10}x_{30} \oplus x_{10}x_{21} \oplus x_{10}x_{31} \oplus x_{10}x_{22} \oplus x_{10}x_{32} \oplus x_{20}x_{30} \oplus x_{20}x_{31} \oplus x_{20}x_{32} \oplus x_{20}x_{31} \oplus x_{30}x_{31} \oplus x_{30}x_{32} \oplus x_{30} \oplus x_{40} \]
\[ y_{21} = x_{10} \oplus x_{30}x_{40} \oplus x_{30}x_{41} \oplus x_{30}x_{42} \oplus x_{40}x_{11} \oplus x_{40}x_{31} \oplus x_{40}x_{32} \oplus x_{40} \]
\[ y_{31} = x_{00}x_{30} \oplus x_{00}x_{31} \oplus x_{00}x_{32} \oplus x_{00}x_{41} \oplus x_{00}x_{42} \oplus x_{00} \oplus x_{10} \oplus x_{20} \]
\[ + x_{30}x_{01} \oplus x_{30}x_{02} \oplus x_{40}x_{01} \oplus x_{40}x_{02} \oplus x_{40} \]
\[ y_{41} = x_{00}x_{10} \oplus x_{00}x_{11} \oplus x_{00}x_{12} \oplus x_{10}x_{40} \oplus x_{10}x_{01} \oplus x_{10}x_{41} \oplus x_{10}x_{02} \oplus x_{10}x_{42} \]
\[ + x_{10} \oplus x_{30} \oplus x_{40}x_{11} \oplus x_{40}x_{12} \]

Share 2:

\[ y_{02} = x_{02} \]
\[ y_{12} = x_{12} \]
\[ y_{22} = x_{22} \]
\[ y_{32} = x_{32} \]
\[ y_{42} = x_{42} \]

SBox Threshold 2

Share 0:

\[ y_{00} = x_{01}x_{30} \oplus x_{01}x_{31} \oplus x_{01}x_{32} \oplus x_{01} \oplus x_{02}x_{30} \oplus x_{02}x_{31} \oplus x_{02}x_{32} \oplus x_{02} \oplus x_{11} \oplus x_{12} \]
\[ + x_{30}x_{40} \oplus x_{30}x_{41} \oplus x_{30}x_{42} \oplus x_{30} \oplus x_{31}x_{40} \oplus x_{31}x_{41} \oplus x_{31}x_{42} \oplus x_{31} \oplus x_{32}x_{40} \]
\[ + x_{32}x_{41} \oplus x_{32}x_{42} \oplus x_{32} \]
\[ y_{10} = x_{01}x_{40} \oplus x_{01}x_{41} \oplus x_{01}x_{42} \oplus x_{01} \oplus x_{02}x_{40} \oplus x_{02}x_{41} \oplus x_{02}x_{42} \oplus x_{02} \oplus x_{11}x_{40} \]
\[ + x_{11}x_{41} \oplus x_{11}x_{42} \oplus x_{11} \oplus x_{12}x_{40} \oplus x_{12}x_{41} \oplus x_{12}x_{42} \oplus x_{12} \oplus x_{21} \oplus x_{22} \oplus x_{30} \oplus x_{31} \]
\[ + x_{32} \oplus x_{40} \oplus x_{41} \oplus x_{42} \]
\[ y_{20} = x_{01}x_{11} \oplus x_{01}x_{12} \oplus x_{01} \oplus x_{02}x_{11} \oplus x_{02}x_{12} \oplus x_{02} \oplus x_{21} \oplus x_{22} \oplus x_{30} \oplus x_{31} \oplus x_{32} \oplus 1 \]
\[ y_{30} = x_{01} \oplus x_{02} \oplus x_{11}x_{21} \oplus x_{11}x_{22} \oplus x_{11}x_{30} \oplus x_{11}x_{31} \oplus x_{11}x_{32} \oplus x_{11} \oplus x_{12}x_{21} \]
\[ + x_{12}x_{22} \oplus x_{12}x_{30} \oplus x_{12}x_{31} \oplus x_{12}x_{32} \oplus x_{12} \oplus x_{21}x_{30} \oplus x_{21}x_{31} \oplus x_{21}x_{32} \oplus x_{21} \oplus x_{22}x_{30} \]
\[ + x_{22}x_{31} \oplus x_{22}x_{32} \oplus x_{22} \oplus x_{30} \oplus x_{31} \oplus x_{32} \oplus x_{31}x_{41} \oplus x_{41} \oplus x_{42} \]
\[ y_{40} = x_{01}x_{30} \oplus x_{01}x_{31} \oplus x_{01} \oplus x_{02}x_{30} \oplus x_{02}x_{31} \oplus x_{02}x_{32} \oplus x_{11} \oplus x_{12} \oplus x_{21}x_{30} \]
\[ + x_{21}x_{31} \oplus x_{21}x_{32} \oplus x_{21} \oplus x_{22}x_{30} \oplus x_{22}x_{31} \oplus x_{22} \oplus x_{30}x_{40} \oplus x_{30}x_{41} \oplus x_{30}x_{42} \]
\[ + x_{30} \oplus x_{31}x_{40} \oplus x_{31}x_{41} \oplus x_{31} \oplus x_{32}x_{40} \oplus x_{32}x_{41} \oplus x_{32}x_{42} \oplus x_{32} \oplus x_{40} \oplus x_{41} \oplus x_{42} \]

Share 1:

\[ y_{01} = x_{00}x_{30} \oplus x_{00}x_{31} \oplus x_{00}x_{32} \oplus x_{00} \]
\[ y_{11} = x_{00}x_{40} \oplus x_{00}x_{41} \oplus x_{00}x_{42} \oplus x_{00} \oplus x_{10}x_{40} \oplus x_{10}x_{41} \oplus x_{10}x_{42} \oplus x_{10} \]
\[ y_{21} = x_{00}x_{10} \oplus x_{00}x_{11} \oplus x_{00} \oplus x_{02}x_{10} \oplus x_{20} \]
\[ y_{31} = x_{00} \oplus x_{10}x_{20} \oplus x_{10}x_{22} \oplus x_{10}x_{30} \oplus x_{10}x_{31} \oplus x_{10}x_{32} \]
\[ + x_{10} \oplus x_{20}x_{30} \oplus x_{20}x_{31} \oplus x_{20}x_{32} \oplus x_{20} \]
\[ y_{41} = x_{00}x_{30} \oplus x_{00}x_{31} \oplus x_{00}x_{32} \oplus x_{10} \oplus x_{20}x_{30} \oplus x_{20}x_{31} \oplus x_{20}x_{32} \]
5 Protection Against Fault Injection Attacks

Since fault injection attacks [BBB+23] rely on some form of error propagation, the idea is to use redundancy. The same circuit is replicated (could be in the temporal domain or in the spatial domain) and depending on the power, we may need to duplicate or triplicate:

- Duplicate and compare works against Differential Fault Attack (DFA).
- Triplicate and take majority works against Statistical Ineffective Fault Attack (SIFA), although duplication-based SIFA countermeasures do exist.

In our implementation, we employed triplication and majority-based countermeasure techniques. Specifically, all the procedures are executed thrice, and the final output is determined by selecting the majority output from the three. In cases where all three outputs differ, a random number is produced as the output. Figure 4 shows the working of the triplication countermeasure. F1, F2 and F3 are the three instances of ASCON whose output is finally combined with the majority operation.

![Figure 4: Triplicattion based countermeasure (schematic)](attachment:image)

Note that we considered triplication-based SIFA countermeasure for the interest of simplicity. The overall area can be reduced by using a more complicated duplication-based SIFA countermeasure as explained in [BKK+20,BBB+20].

6 Architecture and Interface

The input data consist of the key, 128-bit nonce, associated data (AD), plain text (PT), control signals and random numbers (generated using an external entropy source, which is not considered within the scope). The output data consists of the cipher text (CT), 128-bit tag and ready signals to indicate the end of the processing. Some of the important signals are explained below:

- keyxSI signal is of width 3 bits. The LSB bit carries the key information, and the other 2 bits carry random numbers, which is utilised for threshold implementation.
• noncexSI, plain_textxSI, associated_dataxSI signals are of width 3 bits, and the distribution of the bits is similar to key.
• encryption_startxSI and decryption_startxSI are 1-bit control pulses that signal the start of encryption/decryption, respectively.
• rxSI signals is of width 7 bits carrying random numbers which is utilized for threshold implementation.

Figure 6 represents the top-level diagram of the proposed ASCON architecture, which includes all the signals mentioned above.

The followings parameters can be tuned to any specific configuration:

• k is the key size
• r is the rate or the block size
• a and b internal number of rounds which vary based on the ASCON variant
• l is the length of associated data
• y is the length of plain text
Figure 6: Top level diagram of ASCON

- TI is set to 1 for threshold implementation; else 0
- FP is set 1 for fault protection; else 0

Figure 5 shows a flowchart representation of the ASCON Permutation, which begins with a reset state where the round counter is set to 0. The state then waits for the permutation_start signal to be activated before proceeding to divide the ASCON state \( S \) into five registers, which are updated after every round. Each round consists of three stages, namely round constant addition, substitution layer, and linear layer, as described in section 2. At the end of each round, the counter variable \( \text{ctr} \) is incremented by 1.

Figure 7 depicts the finite state diagram for the ASCON encryption process, which begins with the RESET state, where all signals are reset to 0. The process then proceeds to the IDLE state, where the ASCON state is initialized based on the key, nonce, and cipher configuration. The system remains in this state until the encryption_start pulse is activated.

Upon receiving the start pulse, the system enters the INITIALIZE state, where the initialization process occurs (as shown in Figure 1). The next state, ASSOCIATED_DATA, is where the associated data is processed. The associated data is processed in multiple blocks, and the permutation process runs on each block one after the other. Once all the blocks are processed, the system enters the PTCT state, where the plain text is processed, and cipher text is generated. This stage is similar to the ASSOCIATED_DATA stage. The final stage is the FINALIZE state, where the tag is generated. After this, the system enters the DONE state, where it waits for new data and the next start signal.

7 ASIC and FPGA Benchmarks

In Table 2, we show the ASIC (STM 130nm) benchmark for the ASCON SBox with threshold implementation and the linear layer. The corresponding 3 shares of the SBox is given in Section 4.3 (‘SBox Threshold 1’).

In Table 3a, we show the benchmark results for both unprotected and protected ASCON encryption and decryption on an ASIC (STM 130nm) platform and in Table 3b on Xilinx based Kintex-7 FPGA. The results indicate that the threshold implementation version occupies approximately 3.7 times the area of \((\alpha)\) in ASIC, while in FPGA, it occupies approximately 4.2 times the area of \((\alpha)\).
In Table 4 we show the benchmark results for the following configurations on ASIC (STM 130nm) platform: (α) unprotected ASCON, (β) ASCON with TI, (γ) ASCON with fault protection, (δ) ASCON with TI and fault protection. The results indicate that the implementation of ASCON with threshold requires approximately 3.7× the area of (α), while the implementation with fault protection requires approximately 2.7× the area of (α), and the implementation with both threshold and fault protection requires approximately 9.7× the area (α).

In Table 5, we show the benchmark for ASCON hash on Kintex-7 FPGA. We include unprotected hash and hash with threshold in the benchmark. The results indicate that the threshold implementation leads to a significant increase in the number of registers, with a 196.7% increase compared to the unprotected hash.

8 Conclusion and Outlook

This work presents a full-stack hardware suite for ASCON hash and AEAD [DEMS19]. There seems to be no comprehensive side channel and fault attack protected hardware implementation of this cipher, so we expect our work would become useful in the forthcoming future.

We only use triplication-majority based fault countermeasure in this work for simplicity, duplication-based fault countermeasure does exist [BKK+20]. This can be covered in a future scope.

A hardware interface for LWC is proposed by GMU [KDT+22]. It is possible to make our code compliant to the API (somewhat comparable to [SRBP22]), and this task is left as a future work.
Table 2: ASIC benchmarks (STM 130nm)

<table>
<thead>
<tr>
<th>Design</th>
<th>SBox TI</th>
<th>Linear Layer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gates</td>
<td>56</td>
<td>320</td>
</tr>
<tr>
<td>Surface ($\mu$m²)</td>
<td>524.472</td>
<td>9037.056</td>
</tr>
<tr>
<td>Delay (fs)</td>
<td>1686</td>
<td>424</td>
</tr>
</tbody>
</table>

Table 3: Benchmarks for protected and unprotected ASCON

(a) ASIC (STM 130nm)

<table>
<thead>
<tr>
<th>Design</th>
<th>Cells</th>
<th>Area ($\mu$m²)</th>
<th>Critical Path (ps)</th>
<th>Power (nW)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Leakage</td>
</tr>
<tr>
<td>Encryption + Tag generation</td>
<td>5426</td>
<td>73803</td>
<td>8595</td>
<td>0</td>
</tr>
<tr>
<td>Decryption + Tag verification</td>
<td>5025</td>
<td>71873</td>
<td>8586</td>
<td>0</td>
</tr>
<tr>
<td>Encryption + Tag generation TI</td>
<td>20364</td>
<td>273857</td>
<td>10001</td>
<td>0</td>
</tr>
<tr>
<td>Decryption + Tag verification TI</td>
<td>20191</td>
<td>274688</td>
<td>9981</td>
<td>0</td>
</tr>
</tbody>
</table>

(b) FPGA (Kintex-7)

<table>
<thead>
<tr>
<th>Design</th>
<th>LUT</th>
<th>F/F</th>
<th>Max. Freq. (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encryption + Tag generation</td>
<td>944</td>
<td>734</td>
<td>181</td>
</tr>
<tr>
<td>Decryption + Tag verification</td>
<td>1058</td>
<td>735</td>
<td>181</td>
</tr>
<tr>
<td>Encryption + Tag generation TI</td>
<td>3977</td>
<td>2174</td>
<td>166</td>
</tr>
<tr>
<td>Decryption + Tag verification TI</td>
<td>3795</td>
<td>2179</td>
<td>156</td>
</tr>
</tbody>
</table>

Finally, one may be interested in evaluating the effect of side channel attack on the unprotected implementation and how the protected implementation protects against it.

References


Table 4: ASIC benchmarks for protected and unprotected ASCON (STM 130nm)

<table>
<thead>
<tr>
<th>Design</th>
<th>Cells</th>
<th>Area ($\mu$m$^2$)</th>
<th>Critical Path (ps)</th>
<th>Power (nW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unprotected ASCON</td>
<td>7757</td>
<td>98524</td>
<td>8520</td>
<td>0</td>
</tr>
<tr>
<td>ASCON with Fault protection</td>
<td>19150</td>
<td>258224</td>
<td>8518</td>
<td>0</td>
</tr>
<tr>
<td>ASCON with TI</td>
<td>26248</td>
<td>364320</td>
<td>9830</td>
<td>0</td>
</tr>
<tr>
<td>ASCON with Fault protection and TI</td>
<td>269091</td>
<td>948344</td>
<td>9832</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 5: FPGA benchmarks for unprotected and protected versions of ASCON hash (Kintex-7)

<table>
<thead>
<tr>
<th>Design</th>
<th>LUT</th>
<th>Registers</th>
<th>Slice</th>
<th>LUT Logic</th>
<th>Max. Freq. (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hash</td>
<td>870</td>
<td>912</td>
<td>313</td>
<td>870</td>
<td>203</td>
</tr>
<tr>
<td>Hash TI</td>
<td>3930</td>
<td>2706</td>
<td>1169</td>
<td>3930</td>
<td>171</td>
</tr>
</tbody>
</table>


