SDitH in Hardware



Sanjay Deshpande, James Howe, Jakub Szefer, and Dongze (Steven) Yue

5th NIST PQC Standardization Conference April 12, 2024





Motivation

- Quantum Computing holds tremendous potential that could solve complex problems that are out of reach for current high-performance computers
 - Life-saving pharmaceuticals
 - Green-battery technology
- However, they also pose significant cybersecurity risks
 - Can easily break existing standards of public key cryptography
 - Can jeopardize payment systems, encrypted chat, emails, etc.
- The <u>Quantum Insider's report</u> from 2022 forecasts the quantum security market worth \$10 billion by 2030
- Currently, we do not have large-scale quantum computers
 - In 2023, IBM <u>announced</u> the 1,121-qubit quantum processor "Condor"
- Hence, there is a need for Quantum-safe Cryptography!
 - Post quantum cryptography emerges as a beacon of hope







NIST Post Quantum Cryptography Standardization Effort



Outline

- Introduction
 - $_{\odot}\,$ SDitH Signature Scheme
- Hardware Design and Challenges
- Comparison with Related and Relevant Work
- Conclusion and Future Work





Introduction









SDitH Parameter Sets

- Two Variants of the Algorithm
 - Hypercube
 - Threshold
- Three Security Levels
- Two Syndrome Decoding Fields
 - GF256 and GF251
- **d=2** splits for L3 and L5 Parameter Sets

	${ m SDitH}$	NIST Security Categories			
	Parameters	$\mathbf{L1}$	L3	L5	
e ers	NIST Security Level	143	207	272	
Signatur Paramete	λ (Security Target)	128	192	256	
	N^D (# Secret Shares)	2^{8}	2^{8}	2^{8}	
	τ (Repetition Rate)	17	26	34	
Syndrome Decoding	q (SD Base Field Size)	251/256	251/256	251/256	
	m (Code Length)	230	352	480	
	k (Vector Dimension)	126	193	278	
	w (Hamming Weight Bound)	79	120	150	
	$d \ (d \ \text{Splitting Size})$	1	2	2	
y nu	$t \ (\# \text{ Random evaluation points})$	3	3	4	
Multi-Part, Computatic	\mathbb{F}_q (SD base field)	\mathbb{F}_q	\mathbb{F}_q	\mathbb{F}_q	
	η (Field extension size)	4	4	4	
	$\mathbb{F}_{\text{points}}$ (Field extension of \mathbb{F}_q)	$\mathbb{F}_{q^{\eta}}$	$\mathbb{F}_{q^{\eta}}$	$\mathbb{F}_{q^{\eta}}$	
	p (False positive probability)	$2^{-71.2}$	$2^{-72.4}$	$2^{-94.8}$	
ut s	pk Size (in Bytes)	120	183	234	
Outpi Size	sk Size (in Bytes)	404	616	812	
	Max Signature Size (in Bytes)	8 260	19 206	$33 \ 448$	





SDitH Key Generation





SDitH Sign

- Only a little scope for parallelism at the algorithm level
- Processing Message (*m*) input happens much later in the algorithm
 - Hence, could be divided in to Offline and Online Parts



```
Algorithm 10 SD-in-the-Head - Hypercube Variant - Signature Algorithm
Input: a secret key sk = (seed_H, y, wit_plain) and a message m \in \{0, 1\}^*
 1: salt \leftarrow \{0,1\}^{2\lambda}
 2: mseed \leftarrow \{0,1\}^{\lambda}
                                                                                                             \triangleright H' \in \mathbb{F}_q^{(n-k) \times k}
 3: H' \leftarrow \text{ExpandH}(\text{seed}_H)
 4: {rseed [e]}_{e \in [1;\tau]} \leftarrow ExpandSeed(salt, mseed, \tau)
                                                                                                         \triangleright rseed [e] \in \{0,1\}^{\lambda}
  5: for e \in [1:\tau] do
           (seed[e][i])_{i \in [1:2^D]} \leftarrow TreePRG(salt, rseed[e])
                                                                                                    \triangleright \mathsf{acc} \in \mathbb{F}_a^{k+2w+t(2d+1)\eta}
          acc = 0
  8:
          input_mshare [e] [p] = 0 for all (e, p) \in [1:\tau] \times [1:D]
                                                                              ▷ input_mshare [e] [i] \in \mathbb{F}_{q}^{k+2w+t(2d+1)\eta}
 9:
          for i \in [1:2^D] do
10:
              if i \neq 2^D then
11:
                    \mathsf{input\_share}\left[e\right]\left[i\right] \leftarrow \mathsf{SampleFieldElements}(\mathsf{salt}, \mathsf{seed}\left[e\right]\left[i\right], k + 2w + t(2d+1)\eta)
12:
                                                                                ▷ input_share [e] [i] \in \mathbb{F}_q^{k+2w+t(2d+1)\eta}
13:
14:
                    acc += input_share[e][i]
15:
                   state[e][i] = seed[e][i]
                    for p \in [1:D]: the p^{\text{th}} bit of i-1 is zero, do
16:
                         input_mshare[e] [p] += input_share[e] [i]
17:
               else
18:
19:
                    acc_wit.acc_beav_ab.acc_beav_c = acc
                    beav_ab_plain[e] = acc_beav_ab + SampleFieldElements(salt, seed[e][i], 2dt\eta)
20:
21:
                   beav_c_plain[e] = beav_c_plain \leftarrow InnerProducts(beav_ab_plain)
                                                                                                                       \triangleright a \cdot b = c
                   \mathsf{aux}[e] = (\mathsf{wit\_plain} - \mathsf{acc\_wit}, \mathsf{beav\_c\_plain}[e] - \mathsf{acc\_beav\_c}) \triangleright \mathsf{aux}[e] \in \mathbb{F}_a^{k+2w+t\eta}
22:
                    state [e] [i] = (seed [e] [i], aux [e])
23:
24:
               com[e][i] = Commit(salt, e, i, state[e][i])
25: h_1 = \text{Hash}_1(\text{seed}_H, y, \text{salt}, \text{com}[1][1], \dots, \text{com}[\tau][2^D])
26: (chal[e])_{e \in [1;\tau]} \leftarrow ExpandMPCChallenge(h_1, \tau)
27: for e \in [1 : \tau] do
          input_plain[e] = (wit_plain, beav_ab_plain[e], beav_c_plain[e])
28:
          broad_plain [e] \leftarrow \text{ComputePlainBroadcast}(\text{input_plain}[e], \text{chal}[e], (H', y))
29:
          for p \in [1:D] do
30:
               broad_share[e] [p] = PartyComputation(input_mshare[e] [p], chal[e],
31:
                                                                         (H', y), broad_plain [e], False)
32:
                                                                                        \triangleright broad_share [e] [p] \in \mathbb{F}_a^{(2d+1)t\eta}
33:
34: h_2 = \text{Hash}_2(m, \text{salt}, h_1, \{\text{broad\_plain}[e], \{\text{broad\_share}[e][p]\}_{p \in [1:D]}\}_{e \in [1:T]}).
35: \{i^*[e]\}_{e \in [1:\tau]} \leftarrow \text{ExpandViewChallenge}(h_2, 1).
36: for e \in [1:\tau] do
          path[e] \leftarrow GetSeedSiblingPath(rseed[e], i^*[e]).
37:
          if i^*[e] = 2^D then
38:
               view[e] = path[e]
39:
40:
          else
               view[e] = (path[e], aux[e])
41:
42: \sigma = (\operatorname{salt} | h_2 | (\operatorname{view}[e], \operatorname{broad_plain}[e], \operatorname{com}[e] [i^*[e]])_{e \in [1;\tau]})
43: return \sigma
```

SANDBOXAQ

8

SDitH Sign - Offline

Algorithm 2a SDitH – Hypercube Variant – Signature Generation (Offline Part)



SDitH Sign - Online

Algorithm 2b SDitH – Hypercube Variant – Signature Generation (Online Part)

```
29: for e \in [1:\tau] do
         for p \in [1:D] do
30:
             broad_share[e] [p] = PartyComputation(input_mshare[e] [p], chal[e],
31:
                                                                           (H', y), broad_plain [e], False)
32:
33: h_2 = \text{Hash}_2(m, \text{salt}, h_1, \{\text{broad\_plain}[e], \{\text{broad\_share}[e][p]\}_{p \in [1:D]}\}_{e \in [1:\tau]})
34: \{i^*[e]\}_{e \in [1:\tau]} \leftarrow \text{ExpandViewChallenge}(h_2, 1)
35: for e \in [1:\tau] do
         path[e] \leftarrow GetSeedSiblingPath(rseed[e], i^*[e])
36:
         if i^*[e] = 2^D then
37:
             view[e] = path[e]
38:
         else
39:
             view[e] = (path[e], aux[e])
40:
41: return \sigma = \left( \text{salt} \mid h_2 \mid (\text{view}[e], \text{broad_plain}[e], \text{com}[e][i^*[e]])_{e \in [1:\tau]} \right)
```

τхD



SDitH Verify

- Similar to sign_offline and sign_online not so much scope for the parallelism at the algorithmic level
- Possibility of parallelism at the function/module level at cost of additional hardware
- Unrolling the for loops at the cost of duplicating modules

```
Algorithm 7 SDitH - Hypercube Variant - Verification Algorithm
Input: a public key pk = (seed_H, y), a signature \sigma and a message m \in \{0, 1\}^*
 1: Parse \sigma as (\mathsf{salt} \mid h_2 \mid (\mathsf{view}[e], \mathsf{broad\_plain}[e], \mathsf{com}[e][i^*[e]])_{e \in [1:\tau]})
 2: H' \leftarrow \text{ExpandH}(\text{seed}_H)
 3: \{i^*[e]\}_{e \in [1;\tau]} \leftarrow \text{ExpandViewChallenge}(h_2, 1)
    for e \in [1:\tau] do
         (\text{seed}[e][i])_{i \in [1:2^D \setminus i^*[e]]} \leftarrow \text{GetLeavesFromSiblingPath}(i^*[e], \text{salt}, \text{path}[e])
         for i \in \{2^D \setminus i^*[e]\} do
             if i \neq 2^D then
                  state[e][i] = seed[e][i]
              else
 9.
                  state[e][i] = (seed[e][i], aux[e])
10:
              \operatorname{com}[e][i] = \operatorname{Commit}(\operatorname{salt}, e, i, \operatorname{state}[e][i])
11:
12: h_1 = \text{Hash}_1(\text{seed}_H, y, \text{salt}, \text{com}[1][1], \dots, \text{com}[\tau][2^D])
13: chal \leftarrow ExpandMPCChallenge(h_1, \tau)
14: for e \in [1:\tau] do
          input_mshare<sup>*</sup> [e] [p] = 0 for all (e, p) \in [1 : \tau] \times [1 : D]
         for i \in [1:2^D \setminus i^*[e]] do
16:
             if i \neq 2^D then
17:
                  input_share [e] [i] \leftarrow SampleFieldElements(salt, seed [e] [i], k + 2w + t(2d + 1)\eta)
18:
19:
20:
             else
                  beav_ab_plain [e] [2^D] = SampleFieldElements(salt, seed [e] [2^D], 2dt\eta)
21:
22:
                  input_share [e] [2^D] = (aux[e] | beav_ab_plain[e] [2^D])
23:
             for p \in [1:D]: the p^{\text{th}} bit of i-1 and i^*[e] are different do
24:
                  input_mshare'[e] [p] += input_share[e] [i]
25:
         for p \in [1:D] do
26:
             if the p^{\text{th}} bit of i^*[e] is 1 then
27:
28:
                  broad_share[e] [p] = PartyComputation(input_mshare'[e] [p], chal,
29:
                                                                                  (H', y), broad_plain, False)
30:
              else
31:
                  broad_share [e] [p] = broad_plain [e] - PartyComputation(input_mshare' [e] [p], chal,
32:
                                                                                                     (H', y), broad_plain, True)
33:
34: h'_2 = \text{Hash}_2(m, \text{salt}, h_1, \{\text{broad\_plain}[e], \{\text{broad\_share}[e][p]\}_{p \in [1:D]}\}_{e \in [1:\tau]}).
```









Hardware Design and Challenges





Hardware Design Architecture









Our Contributions

- First parameterizable hardware realization of Hypercube Variant of SDitH Signature Scheme
- Two Variants of Syndrome Decoding Modules
 - Sample first, then multiply
 - Sample and multiply on the fly
- Split Hardware Implementation of Sign into Offline and Online phases
- Drastic Reduction in terms of Clock Cycles when compared to
 - Key Generation Up to 250x
 - Signature Generation Up to 3.4x
 - Signature Verification Up to 2.2x





Syndrome Computation Module – Key Generation



- $Y = s_B + H's_A$
- Syndrome Computation needs to be done after S (Sa, Sb) is computed by ComputeS module
- Hence, Sample First then Multiply approach (STFM)





Syndrome Computation Module – Sign and Verify

Algorithm	2a	SDitH	-	Hype	ercube	Variant	; —	Signature	Generation	(Offline	Part

Input:	a secret k	$sey \ sk = 0$	$(seed_H, y, wit_plain)$) and a message a	$m \in \{0, 1\}^*$
1: salt	$\leftarrow \{0,1\}^2$	$^{\lambda}$, mseed	$\leftarrow \{0,1\}^{\lambda}$		
$2 \cdot H'$	\leftarrow Expand	H(seed u)		





- Only need H' to compute the syndrome.
- "Sample and Multiply On the Fly" (SaMO) approach

Comparison of Syndrome Computation – STFM vs SaMO



16



Evaluate Module

• Evaluate - takes as input an F_q -vector Q representing the coefficients of a polynomial $F_q[X]$ and a point $r \in F_{points}$ and computes evaluation as follows:

Evaluate: $\begin{cases} \bigcup_{|Q|} (\mathbb{F}_q)^{|Q|} \times \mathbb{F}_{q^{\eta}} & \to \mathbb{F}_{q^{\eta}} \\ (Q, r) & \mapsto \sum_{i=1}^{|Q|} Q[i] \cdot r^{i-1} \end{cases} \quad \text{where } r^{i-1} = \underbrace{r \otimes r \otimes \cdots \otimes r}_{i-1 \text{ times}} .$

- Evaluate is used in both sign and verify operations. It contributes to:
 - 99% of cycles of the online part of the signing
 - 70%-90% of clock cycles in the verification based on the parameter set
- rⁱ⁻¹ is a 32-bit modular exponentiation; it is an expensive operation
 - Software implementation (target device Intel Xeon E-2378 CPU) accomplishes this by two large look-up-tables (370 KB to 1.5 MB for full design - based on parameter set)
 - Our lightweight target, Artix 7 FPGA, does not have these resources. Hence, we take an on-the-fly computation approach







Signature Generation Module

- The block shown is for our area optimized implementation of SDitH signature generation scheme
- Signature generation is divided into two phases offline and online – they can run in parallel
- SHAKE256 is a hash function that is used in both the offline and online phases
- However, SHAKE256 is area expensive 31% of overall hardware design
- Hence, we design an optimized SHAKE scheduler such that
 - the same SHAKE module is switched between Offline and Online phases without wasting cycles and additional area



SANDBOX





Comparison with Related and Relevant Work





Clock Cycles Comparison – Optimized Software v/s Our Hardware Implementation – Hypercube Variant





Galois Field New Instructions from Intel are used



~70-99% of the clock cycles are taken in the 'sign_online' and 'verify' modules by the 'Evaluate' module

Improvement 20 SANDBOXAQ

Time Comparison – Optimized Software v/s Our Hardware Implementation – Hypercube Variant

Operating Frequency: Intel Xeon Processor = 2.6 GHz Xilinx Artix 7 FPGA = 164 MHz





Improvement

21

Decline

SANDBOXAQ



~70-99% of the clock cycles are taken in the 'sign_online' and 'verify' modules by the 'Evaluate' module

Comparison with other PQC-DSA candidates – Security Level 1



*No KeyGen

22 SANDBOXAQ



Conclusion and Future Work





Conclusion

- This work presents first hardware realization of SDitH Signature Scheme.
 - Parameterizable across three Security Levels and Two Arithmetic Fields.
- SDitH could be realized as a light-weight implementation. However, the memory consumption is higher.





Future Work

- The lower-level modules implemented as part of this work could be used to construct the 'threshold' variant of SDitH easily.
- Module level parallelism could be exploited to build a high-performance design which could speed-up the sign and verify operations.
- The MPC hardware modules' components could be reused outside SDitH.





References

[Gaj20] Kris Gaj, Implementation and Benchmarking of Round 2 Candidates in the NIST Post-Quantum Cryptography Standardization Process Using FPGAs, NIST Seminars, Oct 2020.

[BWM+23] Luke Beckwith, Robert Wallace, Kamyar Mohajerani, and Kris Gaj. A high-performance hardware implementation of the less digital signature scheme. In Thomas Johansson and Daniel Smith-Tone, editors, Post-Quantum Cryptography, pages 57–90, Cham, 2023. Springer Nature Switzerland.

[KRR+20] Daniel Kales, Sebastian Ramacher, Christian Rechberger, Roman Walch, and Mario Werner. Efficient FPGA implementations of lowmc and picnic. In Stanislaw Jarecki, editor, Topics in Cryptology – CT-RSA 2020, pages 417–441, Cham, 2020. Springer International Publishing.

[ZZW+23] Cankun Zhao, Neng Zhang, Hanning Wang, Bohan Yang, Wenping Zhu, Zhengdong Li, Min Zhu, Shouyi Yin, Shaojun Wei, and Leibo Liu. A compact and high-performance hardware architecture for CRYSTALS-Dilithium. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2022(1):270–295, Nov. 2021.

[ALC+20] Dorian Amiet, Lukas Leuenberger, Andreas Curiger, and Paul Zbinden. Fpga-based sphincs+ implementations: Mind the glitch. In 2020 23rd Euromicro Conference on Digital System Design (DSD), pages 229–237, 2020.





CUNTION FOR CALL

Sanjay Deshpande, James Howe, Jakub Szefer, and Dongze Yue, "SDitH in Hardware", in Transactions on Cryptographic Hardware and Embedded Systems (TCHES), September 2024.





Thank you!

Sanjay Deshpande email: sanjay.deshpande@yale.edu



