Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Projects Cryptographic Algorithm Validation Program

Cryptographic Algorithm Validation Program CAVP

Implementation Name
Lookaside Cryptography and Compression Engine (LCE)
Description
The Intel® QAT LCE provides hardware acceleration for Bulk Crypto and Compression.
Version
Intel® QuickAssist Technology (Intel® QAT) version 3.0
Type
FIRMWARE
Vendor
Intel Corporation
2200 Mission College Blvd.
Santa Clara, CA 95054
USA
EthernetFIPsOffice@intel.com
(408)765-8080
Contacts
Ethernet FIPs Office
EthernetFIPsOffice@intel.com
503-712-6498

A1772

   First Validated: 7/29/2021
Operating Environment Algorithm Capabilities
Synopsys VCS® (Verilog Compiler Simulator) Expand
    		AES-CTR Expand
    Synopsys VCS® (Verilog Compiler Simulator) Expand
      		AES-ECB Expand
      Synopsys VCS® (Verilog Compiler Simulator) Expand
        		AES-GCM Expand
        Synopsys VCS® (Verilog Compiler Simulator) Expand
          		AES-GMAC Expand
          Synopsys VCS® (Verilog Compiler Simulator) Expand
            		AES-XTS Expand
            Synopsys VCS® (Verilog Compiler Simulator) Expand
              		HMAC-SHA-1 Expand
              Synopsys VCS® (Verilog Compiler Simulator) Expand
                		HMAC-SHA2-224 Expand
                Synopsys VCS® (Verilog Compiler Simulator) Expand
                  		HMAC-SHA2-256 Expand
                  Synopsys VCS® (Verilog Compiler Simulator) Expand
                    		HMAC-SHA2-384 Expand
                    Synopsys VCS® (Verilog Compiler Simulator) Expand
                      		HMAC-SHA2-512 Expand
                      Synopsys VCS® (Verilog Compiler Simulator) Expand
                        		HMAC-SHA3-224 Expand
                        Synopsys VCS® (Verilog Compiler Simulator) Expand
                          		HMAC-SHA3-256 Expand
                          Synopsys VCS® (Verilog Compiler Simulator) Expand
                            		HMAC-SHA3-384 Expand
                            Synopsys VCS® (Verilog Compiler Simulator) Expand
                              		HMAC-SHA3-512 Expand
                              Synopsys VCS® (Verilog Compiler Simulator) Expand
                                		SHA-1 Expand
                                Synopsys VCS® (Verilog Compiler Simulator) Expand
                                  		SHA2-224 Expand
                                  Synopsys VCS® (Verilog Compiler Simulator) Expand
                                    		SHA2-256 Expand
                                    Synopsys VCS® (Verilog Compiler Simulator) Expand
                                      		SHA2-384 Expand
                                      Synopsys VCS® (Verilog Compiler Simulator) Expand
                                        		SHA2-512 Expand
                                        Synopsys VCS® (Verilog Compiler Simulator) Expand
                                          		SHA3-224 Expand
                                          Synopsys VCS® (Verilog Compiler Simulator) Expand
                                            		SHA3-256 Expand
                                            Synopsys VCS® (Verilog Compiler Simulator) Expand
                                              		SHA3-384 Expand
                                              Synopsys VCS® (Verilog Compiler Simulator) Expand
                                                		SHA3-512 Expand

                                                Created October 05, 2016, Updated March 16, 2023