Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Projects Cryptographic Algorithm Validation Program

Cryptographic Algorithm Validation Program CAVP

Implementation Name
S32K3 HSE CAAM AES Crypto Library (AES)
Description
The S32K3 HSE AES Crypto Library is part of the CAAM Crypto Library v1.7.0 (CAAM HW v0A180302 00000000) running on the HSE-subsystem on S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 The following cipher implementation is covered: AES.
Version
v1.7.0
Type
FIRMWARE
Vendor
NXP Semiconductors
60 High Tech Campus
Eindhoven, North Brabant 5656
Netherlands
cybersecurity.certification@nxp.com
Contacts
NXP Cybersecurity Certification Team
cybersecurity.certification@nxp.com
+31402729999

A4157

   First Validated: 7/11/2023
Operating Environment Algorithm Capabilities
ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
    		AES-CBC Expand
    ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
      		AES-CBC Expand
      ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
        		AES-CBC Expand
        ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
          		AES-CFB128 Expand
          ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
            		AES-CFB128 Expand
            ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
              		AES-CFB128 Expand
              ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
                		AES-CTR Expand
                ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
                  		AES-CTR Expand
                  ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
                    		AES-CTR Expand
                    ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
                      		AES-ECB Expand
                      ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
                        		AES-ECB Expand
                        ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
                          		AES-ECB Expand
                          ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
                            		AES-OFB Expand
                            ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
                              		AES-OFB Expand
                              ARM Cortex-M0+ running on S32K3 HSE subsystem covering S32K310, S32K311, S32K312, K32K314, S32K322, S32K324,S32K328, S32K338, S32K341, S32K342, S32K344, S32K348, S32K358, S32K376, S32K396 devices Expand
                                		AES-OFB Expand

                                Created October 05, 2016, Updated March 16, 2023