You are viewing this page in an unauthorized frame window.
This is a potential security issue, you are being redirected to https://csrc.nist.gov.
An official website of the United States government
Here’s how you know
Official websites use .gov A
.gov website belongs to an official government
organization in the United States.
Secure .gov websites use HTTPS A
lock (
) or https:// means you’ve safely connected to
the .gov website. Share sensitive information only on official,
secure websites.
M-AES128X016ADV is Macnica's comprehensive hardware IP core implementation of AES in synthesizable Verilog-HDL code. It contains Key-Exp. CCM/CTR/CBC/ECB modes are supported. The core can be synthesized as an encryptor, decryptor or encryptor/decryptor and can be targeted at Altera, Lattice, & Xilinx FPGAs or for ASIC implementation.
Version
1.0 (Firmware)
Type
SOFTWARE
Vendor
MACNICA, Inc. 1-6-3 Shin-Yokohama Kouhoku-ku Yokohama, Kanagawa 222-8561 Japan