Combinatorial Methods for Trust and Assurance ACTS

Project Links

Overview FAQs

Hardware and Embedded Systems

Current work in hardware and embedded systems test and evaluation includes:

Physical unclonable functions vulnerabilities
Embedded system faults and vulnerabilities

Project Links

Additional Pages

Quick start Downloadable Tools Fundamental background papers Tutorials and Documentation Combinatorial Methods in Testing Why do Combinatorial Testing? Event Sequence Testing Case Studies Assured autonomy - AI Safety and Security AI-Enabled Systems Explainable AI, Verification, and Validation Rule-based Expert Systems and Formal Methods AI and Assured Autonomy Papers Assured Autonomy - briefings and videos Case studies Hardware and Embedded Systems Hardware Trojan Detection Technical Plan Benefits Physical Unclonable Function (PUF) Vulnerabilities Embedded System Faults and Vulnerabilities Automated Testing Automated Test Generation Oracle-free Testing Property based Testing Input space measurement for autonomy and testing Input Space Coverage Measurement Coverage examples Case studies Cybersecurity Testing Combinatorial approach MagicMirror smart contract testing Case studies Software Testing Methodology NIST Testing Process DOs and DON'Ts of testing ACTS Library Papers on combinatorial test methods Covering Array Library Seminars & Talks & Tutorial Combinatorial Methods For Modeling & Simulation Workshop Papers Our Research Program

Contacts

M S Raunak - NIST
raunak@nist.gov

Raghu Kacker - NIST
raghu.kacker@nist.gov

Group

Security Components and Mechanisms

Topics

Security and Privacy: assurance, modeling, testing & validation

Technologies: semiconductors, software & firmware

Related Projects

Access Control Policy Testing

Additional Pages

Quick start Downloadable Tools Fundamental background papers Tutorials and Documentation Combinatorial Methods in Testing Why do Combinatorial Testing? Event Sequence Testing Case Studies Assured autonomy - AI Safety and Security AI-Enabled Systems Explainable AI, Verification, and Validation Rule-based Expert Systems and Formal Methods AI and Assured Autonomy Papers Assured Autonomy - briefings and videos Case studies Hardware and Embedded Systems Hardware Trojan Detection Technical Plan Benefits Physical Unclonable Function (PUF) Vulnerabilities Embedded System Faults and Vulnerabilities Automated Testing Automated Test Generation Oracle-free Testing Property based Testing Input space measurement for autonomy and testing Input Space Coverage Measurement Coverage examples Case studies Cybersecurity Testing Combinatorial approach MagicMirror smart contract testing Case studies Software Testing Methodology NIST Testing Process DOs and DON'Ts of testing ACTS Library Papers on combinatorial test methods Covering Array Library Seminars & Talks & Tutorial Combinatorial Methods For Modeling & Simulation Workshop Papers Our Research Program

Contacts

M S Raunak - NIST
raunak@nist.gov

Raghu Kacker - NIST
raghu.kacker@nist.gov

Group

Security Components and Mechanisms

Topics

Security and Privacy: assurance, modeling, testing & validation

Technologies: semiconductors, software & firmware

Related Projects

Access Control Policy Testing

Created May 24, 2016, Updated June 02, 2025